

METHOD TO TEST MEMORIES THAT OPERATE AT
TWICE THEIR NOMINAL BANDWIDTH

5

SUMMARY OF THE INVENTION

10 A method for at-speed testing in a memory built-in-self-test (BIST) when the memory accesses happen at twice the clock frequency includes: generating addresses for read/write operations at twice the clock frequency; generating data for write operations at twice the clock frequency; and generating expected outputs for read operations at twice the clock frequency.

15

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

20 The present invention is a method which modifies a prior art memory built-in-self-test (BIST) circuit to enable at-speed testing when the memory accesses happen at twice the clock frequency. BIST circuits are well known to those skilled in the art. The changes to the BIST circuitry fall into three categories:

25

(a) generating addresses for read/write operations at twice the clock rate;

(b) generating data for write operations at twice the clock rate; and

(c) generating expected outputs for read operations at twice
5 the clock rate.

(a) Address generation

10 Two read/write addresses are generated by toggling the least significant bit (LSB) of the row address. This ensures that the second read/write operation will access the row that is next to the one that is accessed by the first operation.

15

(b) Data generation

As is well known in the art, data is generated in the BIST circuit based on the BIST controller state information and the
20 write address. In the present invention, two sets of data are generated per clock cycle in the modified BIST circuit by using the two write addresses (generated in (a) above) and a registered version of the state information.

25

(c) Expected output generation

As is well known in the art, expected output is generated in the BIST circuit based on the BIST controller state information and the read address. In the present invention, two expected
5 outputs are generated per clock cycle in the modified BIST circuit by using the two read addresses (generated in (a) above) and the state information.

Apart from the above three categories, only minor changes
10 such as inserting the correct number of pipeline stages are necessary. Most of the capabilities of the prior art BIST pattern sequence, in terms of fault detectability, are maintained in the modified BIST pattern sequence, according to the present invention.

15 While this invention has been described with reference to an illustrative embodiment, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiment, as well as other
20 embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.